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Abstract: Recently, nine-switch inverter (NSI) has been presented as a dual-output inverter with constant frequency (CF) or
different frequency (DF) operation modes. However, the CF mode is more interesting because of its lower switching device
rating. This study proposes a new space-vector modulation (SVM) method for the NSI that supports both the CF and DF
modes, whereas conventional SVM of NSI can be used only in the DF mode. The proposed SVM can be easily implemented
based on the conventional six-switch inverter SVM modules. The performance of the proposed SVM is veriﬁed by the
simulation and experimental results.
1 Introduction
Over the past few years, there has been an increasing interest
in compact, integrated and reduced-component power
converters because of their efﬁciency, volume and cost
issues [1–8]. Nine-switch inverter (NSI) is a compact
dual-output inverter presented to control two AC loads [9].
The NSI is composed of only nine semiconductor switches
(Fig. 1). The NSI has been used for various applications,
such as motor control [10], uninterruptible power supply
[11, 12], hybrid electric vehicle [13], wind power conversion
system [14] and uniﬁed power quality conditioner [15]. In
addition, some integrated converters have been presented
based on the NSI [16–19].
A pulse-width modulation (PWM) method for the NSI has
been presented in [9, 10] (Fig. 2). In this method, two (upper
and lower) reference signals are used for each phase. By
comparing a carrier signal with the upper and lower
reference signals, gate signals are generated for upper and
lower switches, respectively. The gate signal for mid switch
is generated by the logical XOR of the gate signals of the
upper and lower switches.
In [11, 12], two operation modes are deﬁned for the NSI,
considering the frequencies of the outputs: different frequency
(DF) and constant frequency (CF). In the DF mode, two
outputs of the inverters have independent frequencies and
phases but limited amplitudes. However, in the CF mode, the
outputs have same frequency and dependent phases but
higher amplitudes. It is obvious from Fig. 2 that in the DF
mode, the sum of modulation indices of two outputs must be
less than or equal to one; however, the sum of modulation
indices can be more than one in the CF mode (it can be as
high as 2 for the outputs with the same phase).
The space-vector modulation (SVM) techniques are widely
developed and used for power converters [20–23]. A SVM
method has been presented for the NSI in [24]. The SVM
presented in [24] increases the sum of modulation indices to
1.15 and reduces the number of switching to 2/3 in DF
mode. The SVM presented in [24] only supports DF mode.
This paper presents a new SVM for both the DF and CF
modes. The SVM proposed in [24] is generalised for all
modes in this paper. Also, two practical implementation
methods are presented for the proposed SVM.
This paper is organised as follows: Section 2 describes the
switching vectors of the NSI. Section 3 presents the proposed
SVM methods for the NSI based on the conventional SVM
modules. In Section 4, the validity of the proposed method
is proved. Section 5 discusses the maximum modulation
indices. Finally, Section 6 presents simulation and
experimental results.
2 Switching vectors of NSI
Considering three switches in each leg of the NSI, the
semiconductors of each leg can have eight different
ON–OFF positions. However, to avoid DC bus
short-circuit, all three switches cannot be ON at the same
time. On the other hand, to avoid ﬂoating the connected
loads, at least two switches should be ON. Therefore only
three ON–OFF positions are possible. Table 1 shows these
positions called {1}, {0} and {−1}. In Table 1, J refers to
leg A, B or C; U, M and L refers to the upper, mid and
lower semiconductor. Considering three possible states for
each leg, there are 27 various states for the NSI. Table 2
shows these states, called NSI vector (VN) in this paper.
The NSI vectors can be divided into ﬁve groups:
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1. Zero vectors: Both the outputs are in a zero state. In the
zero state, the load is short-circuited.
2. Upper-active vectors: The upper output is in an active
state, but the lower output is in a zero state.
3. Lower-active vectors: The lower output is in an active
state, but the upper output is in a zero state.
4. Identical-active vectors: Both the outputs are in a similar
active state.
5. Adjacent-active vectors: The outputs are in different
active states (neighbour active states).
Fig. 3 shows the space presentation and one-switching
transfer diagrams of the NSI vectors. In the one-switching
transfer diagram, only one switching is required to
transfer between two the NSI vectors connected to each
other. In Table 2, the vectors have been named
considering the state of two outputs. For example, in
VN01, the upper output is in the zero state, but the lower
output is in the active vector V1 (in comparison to a
conventional six-switch inverter), or in VN21, the upper
Table 1 Semiconductors ON–OFF position of legs
1 0 −1
SJU ON OFF ON
SJM OFF ON ON
SJL ON ON OFF
Table 2 Switching vectors of NSI
NSI vector Leg A Leg B Leg C Type Equivalent conventional
vector
Upper Lower
VNZM 1 1 1 zero V7 V0
VNZU 0 0 0 V0 V0
VNZL −1 −1 −1 V7 V7
VN10 1 0 0 upper-active V1 V0
VN20 1 1 0 V2 V0
VN30 0 1 0
N
3 V0
VN40 0 1 1 V4 V0
VN50 0 0 1 V5 V0
VN60 1 0 1 V6 V0
VN01 −1 1 1 lower-active V7 V1
VN02 −1 −1 1 V7 V2
VN03 1 −1 1 V7 V3
VN04 1 −1 −1 V7 V4
VN05 1 1 −1 V7 V5
VN06 −1 1 −1 V7 V6
VN11 −1 0 0 identical-active V1 V1
VN22 −1 −1 0 V2 V2
VN33 0 −1 0 V3 V3
VN44 0 −1 −1 V4 V4
VN55 0 0 −1 V5 V5
VN66 −1 0 −1 V6 V6
VN21 −1 1 0 adjacent-active V2 V1
VN23 1 −1 0 V2 V3
VN43 0 −1 1 V4 V3
VN45 0 1 −1 V4 V5
VN65 1 0 −1 V6 V5
VN61 −1 0 1 V6 V1
Fig. 2 Carrier-based PWM method of NSI: DF mode (TOP ﬁgure)
and CF mode (BOTTOM ﬁgure)
Fig. 1 Nine-switch inverter
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output has the conventional vector V2, but the lower output
is in the vector V1. Zero vectors are named V
N
ZM, V
N
ZU and
digital signal processor VNZL. Only the middle switches in
VNZM, the upper switches in V
N
ZU and the lower switches
in VNZL are OFF.
3 Proposed SVM for NSI
Fig. 4 shows the proposed SVM for the NSI. In the proposed
method, two synchronised SVM modules of conventional
six-switch inverter are used. The SVM modules have
different voltage references V ref UandV ref L
( )
related to the
upper and lower outputs, respectively. Twelve switching
pulses generated by two SVM modules are used to
produce nine switching pulses, which are required for NSI
as shown in Fig. 4. Considering the dead time for each
SVM, the required dead time for NSI is automatically
generated.
In the proposed method, to avoid interference of the active
vectors of the upper and lower SVMs, different vector
placement patterns should be used for each SVM modules.
Fig. 5 (upper ﬁgure) shows a proposed placement method
for a typical state when the upper reference signal is in
sector 1 and the lower reference signal is in sector 2. In
this method, the conventional zero vectors V0 and V7 are
removed from the upper and lower SVMs, respectively.
In other words, the active vectors of the upper and lower
SVM are shifted to the left and right, respectively.
Therefore, we call this method ‘shifting method’. It can be
found from Figs. 4 and 5 that combination of the vectors
of two SVM modules generates two NSI upper-active
vectors, one NSI zero vector and two NSI lower-active
vectors. When the sum of modulation indices of two
SVM modules is greater than 1.15 (CF mode), NSI
identical-active and adjunct-active vectors may be added
to switching cycle (Fig. 5, middle ﬁgure). It can be proved
that if a CF mode (with given modulation index and
phase) is feasible, all NSI vectors generated by the
proposed method will be practical (Table 2 shows practical
NSI vectors). In Section 5, conditions of feasible CF mode
is survived.
In the shifting method, because of the placement of the
active vectors in the corner of the switching cycle, the total
harmonic distortion (THD) is high. The vectors V0 and V7
Fig. 3 Switching vectors of NSI: space diagram presentation (TOP
ﬁgure) and transfer diagram between vectors with one switching
(BOTTOM ﬁgure)
Fig. 4 Proposed modular SVM for NSI
Fig. 5 Vector-placement methods
(TOP to BOTTOM): Shifting method in DF mode, shifting method in CF
mode, and ZVT method
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with the time intervals TZU and TZL can be added to the upper
and lower SVMs, respectively, as shown in Fig. 5 (lower
ﬁgure). It can be proved that if the sum of TZU and TZL is
less than a maximum zero time interval (T0max), the
resulting NSI vectors are still practical (T0max is determined
by Table 3). Adding the mentioned zero vectors shifts the
active vectors of both the SVMs to the centre of the
switching cycle, and consequently, THD decreases. This
method needs a table of the maximum time intervals for the
zero vectors, and the authors named it, zero vector table
(ZVT) method. In Table 3, T1 and T2 are the time intervals
of the upper SVM active vectors and T3 and T4 are the time
intervals of the lower SVM active vectors. These time
intervals are calculated by
T1 =
NameMeNameMe
3
√
2
mUT sin
p
3
− aU
( )
(1)
T2 =
NameMeNameMe
3
√
2
mUT sin aU
( )
(2)
T3 =
NameMeNameMe
3
√
2
mLT sin
p
3
− aL
( )
(3)
T4 =
NameMeNameMe
3
√
2
mLT sin aL
( )
(4)
where T is the switching period. mU and mL are the upper and
lower modulation indices respectively. αU and αL are upper
and lower phases, respectively. In both the ZVT and
shifting methods, Table 3 can be used to investigate
permissible modulation indices. If value T0max is negative,
it means that the selected modulation indices cannot be
implemented.
4 Proof of proposed SVM method
In this section, ﬁrst a method is proposed to determine the
NSI vectors directly, and then the optimum NSI vectors
selection procedure is described. Finally, the ZVT and
shifting modular SVM methods are derived from the
optimum direct SVM method.
4.1 Direct SVM method
The location of the reference signals in the space diagram
determines the required conventional vectors for the
switching. For example, if the upper reference signal is in
the sector 1 and the lower reference signal is in the sector
2, the upper output needs the conventional vectors V1
and V2 and the lower output needs V2 and V3. For the
implementation of these conventional vectors, the
equivalent NSI vectors should be selected. For example,
the NSI vectors VN10, V
N
20, V
N
02, V
N
03, V
N
22 and V
N
23 can
be used. The desirable time interval (even zero) can be
chosen for each of these NSI vectors, while the time
intervals T1, T2, T3 and T4 [(1)–(4)] should be satisﬁed. For
this example, we have
T1 = T10
T2 = T20 + T22 + T23
T3 = T02 + T22
T4 = T03 + T23
(5)
where T10, T20, T02, T03, T22 and T23 are time intervals of the
NSI vectors VN10, V
N
20, V
N
02, V
N
03, V
N
22 and V
N
23,
respectively. It is obvious that using the identical-active
and adjunct-active vectors can reduce the required time,
and this especially can be used for the CF mode. In the
rest of the switching period, the zero vectors (VNZM, V
N
ZU
and VNZL) should be used. The time intervals of the zero
vectors are desirable, and they should satisfy following
equation
T0 = TZM + TZU + TZL (6)
where T0 is the total time interval of the zero vectors and
TZM, TZU and TZL are time intervals of the NSI vectors
VNZM, V
N
ZU and V
N
ZL, respectively.
4.2 Optimum direct SVM method
As described already, various combinations of the NSI
vectors can be selected for a given condition. In an
optimum NSI vector sequence, using identical-active and
adjunct-active vectors have priority over than upper-active
and lower-active vectors. Also, in an optimum sequence,
the number of switching should be the minimum. For this
purpose, the one-switching transfer diagram (Fig. 3) can be
used. An optimum sequence should make a continuous path
in the one-switching transfer diagram.
The selection of the optimum sequence is depended on the
position of the reference signals in the space diagram. The
position of the reference signals has three possible
conditions as follows:
Same sectors: For the CF mode, only when the phase
difference between the references is less than 60°, the
references can be placed in the same sector. In this
situation, both active vectors can be used to reduce the total
Table 3 Time interval of zero vectors (ZVT method)
Type (RU, RL) Condition T0max
same sector (1,1),(3,3),(5,5) T1 + T2 > T3 +
T4 &T2 > T4
T–T1–T2
T1 + T2 < T3 +
T4 &T3 > T1
T–T3–T4
Else T–T1–T4
(2,2),(4,4),(6,6) T1 + T2 > T3 +
T4 &T1 > T3
T–T1–T2
T1 + T2 < T3 +
T4 &T4 > T2
T–T3–T4
Else T–T2–T3
neighbour
sectors
(1,2),(3,4),(5,6) T2 > T3 + T4 T–T1–T2
T2 < T3 + T4 T–T1–T3–T4
(2,3),(4,5),(6,1) T3 > T1 + T2 T–T3–T4
T3 < T1 + T2 T–T1–T2–T4
(2,1),(4,3),(6,5) T1 > T3 + T4 T–T1–T2
T1 < T3 + T4 T–T2–T3–T4
(3,2),(5,4),(1,6) T4 > T1 + T2 T–T3–T4
T4 < T1 + T2 T–T1–T2–T3
far sectors (1,3),(3,5),(5,1) T2 > T3 T–T1–T2–T4
T2 < T3 T–T1–T3–T4
(2,4),(4,6),(6,2)
(3,1),(5,3),(1,5)
– T–T1–T2–T3–T4
(4,2),(6,4),(2,6) T1 > T4 T–T1–T2–T3
T1 < T4 T–T2–T3–T4
(R, R ± 2) – T–T1–T2–T3–T4
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required time interval. For example, when RU = RL = 1 and
T2 > T3 + T4, the sequence {V
N
ZU, V
N
10, V
N
20, V
N
21, V
N
22,
VNZL} with the time intervals {TZU, T1, T2–T3–T4, T3, T4,
TZL} is recommended.
Neighbour sectors: For the CF mode, only when the phase
difference between the references is less than 120°, the
references are placed in the neighbour sectors. In all
sequences for this situation, an adjunct-active vector and in
some sequences an identical-active vector can be used to
reduce the total required time interval. For example, when
RU = 3, RL = 4 and T2 > T3 + T4, the sequence {V
N
ZU, V
N
30,
VN40, V
N
45, V
N
44, V
N
ZL} with the time intervals {TZU, T1,
T2–T3–T4, T4, T3, TZL} is recommended.
Far sectors: When the reference signals are placed in two
far sectors, the identical-active vectors cannot used at all.
When the difference between sectors is two, using the
adjunct-active vectors might be possible. However, it
cannot reduce the total time interval, because it is not
available in all over the fundamental period. For example,
when RU = 3, RL = 5 and T2 > T3, the sequence {V
N
ZU,
VN30, V
N
40, V
N
45, V
N
06, V
N
ZL} with the time intervals
{TZU, T1, T2–T3, T3, T4, TZL} is recommended.
A table of the optimum sequences can be produced for
various conditions. In all the suggested sequences T0= TZU+
TZL. It is possible to choose TZU = 0 or TZL = 0, in such a
manner that one of the vectors is removed, and
consequently, the switching number reduces. However, if
we select TZU= TZL= T0/2, the output THD is reduced.
4.3 Modular SVM methods
ZVT method: As described, all the optimum sequences can be
divided into two groups of the conventional vectors. For
example, when RU = 1 and RL = 2, the sequence {V
N
ZU,
VN10, V
N
23, V
N
22, V
N
02, V
N
ZL} with the time intervals
{TZU, T1, T4, T2–T4, T3+ T4–T2, TZL} may occur. This
sequence offers the conventional vectors {V0, V1, V2, V7}
with {TZU, T1, T2, T3+ T4–T2 + TZL} for the upper output
and {V0, V3, V2, V7} with {TZU+ T1, T4, T3, TZL} for the
lower output. The important point is the time intervals of
zero vectors. In fact, two outputs act as two independent
inverters. Only the time intervals of the zero vectors are
dependent on each other. Actually, the time intervals are
{TZU, T1, T2, T–T1–T2+ TZU} and {T–T3–T4–TZL, T4, T3,
TZL} for the upper and lower outputs, respectively. It means
by using the information about TZL and TZU, the SVM for
each output can be implemented independently and
separately. This can be implemented using a table of the
time intervals of the zero vectors for different conditions
(Table 3).
Shifting method: As described, an NSI sequence can be
divided into two upper and lower groups (Fig. 5). It is
possible that the upper group is shifted to the left (the
conventional vector V0 is removed) and the lower group is
shifted to the right (without V7) (Fig. 5). It can be proved that
new sequences are also possible. In new sequences, the upper
and lower groups are quite independent (even in the time
interval of the zero vectors). Shifting sequences can be
implemented for all recommended sequences. The shifting
method does not change the switching number and the
optimum use of the time interval. In the shifting method,
VNZU and V
N
ZL are removed and V
N
ZM may be inserted to
the sequence. Although the shifting method uses two fully
independent SVMs, the output THD is more than the ZVT
method.
5 Maximum modulation indices
The maximum modulation indices for various conditions are
calculated in this section. The sum of the time intervals of the
active NSI vectors (TSA) when the reference signals are in the
same sector can be calculated by
TSA = max m1 sin 60− aU
( )
, m2 sin 60− aL
( )[ ]
+max m1 sin aU
( )
, m2 sin aL
( )[ ] (7)
Fig. 6 Maximum required time interval for reference signals, with
phase difference
a 120–150
b 150–180
c 60–120
d 0–60
Fig. 7 Maximum sum modulation indices for: Rm = 1 (top ﬁgure)
and various Rm (bottom ﬁgure)
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When the reference signals are in two neighbour sectors, and
the upper reference is ahead of the lower reference, TSA is
equal to one of the following equations depending on the
sectors
Upper Sector = Even, Lower Sector = Odd:
TSA = m1 sin aU
( )+max m1 sin 60− aU
( )
,
[
m2 sin 60− aL
( )+ m2 sin aL
( )]
Upper Sector = Odd, Lower Sector = Even
TSA = m2 sin 60− aL
( )+max m2 sin aL
( )
,
[
m1 sin 60− aU
( )+ m1 sin aU
( )]
(8)
When the reference signals are in two neighbour sectors, and
the lower reference is ahead of the upper reference, TSA is
equal to one of the following equations depending on the
sectors
Upper Sector = Even, Lower Sector = Odd
TSA = m1 sin 60− aU
( )+max m1 sin aU
( )
,
[
m2 sin 60− aL
( )+ m2 sin aL
( )]
Upper Sector = Odd, Lower Sector = Even
TSA = m2 sin aL
( )+max m2 sin 60− aL
( )
,
[
m1 sin 60− aU
( )+ m1 sin aU
( )]
(9)
Finally, when the reference signals are at two far sectors, TSA
can be expressed by
TSA = m1 sin 60− aU
( )+ m1 sin aU
( )
+ m2 sin 60− aL
( )+ m2 sin aL
( ) (10)
When the phase difference between the reference signals (θ)
is greater than 120°, the reference signals are always in two
far sectors. Therefore the identical and adjunct-active
vectors are not useful. Figs. 6a and b show the worst
condition for 120° < θ < 150° and 150° < θ < 180°,
respectively. In these ﬁgures, the sum of the time intervals
of one of the references is increasing to the maximum and
the other one is decreasing from the maximum. The
maximum sum of the time intervals of the active NSI vectors
(TSA-MAX) occurs in the shown areas. For mU=mL=m,
from (10), it can be proved that
m = 2NameMeNameMe
3
√
cos (u/2)+ 3 sin (u/2) , 120
◦ ≤ u ≤ 150◦ (11)
m = 1NameMeNameMe
3
√
sin (u/2)
, 150◦ ≤ u ≤ 180◦ (12)
For 60° < θ < 120°, the reference signals are either in the
neighbour sectors or in the far sectors. Obviously, TSA-MAX
occurs when the reference signals are placed in two far
sectors (Fig. 6c). For mU=mL=m, it can be proved that
m = 2NameMeNameMe
3
√
cos (u/2)+ 3 sin (u/2) , 60
◦ ≤ u ≤ 120◦ (13)
When the phase difference between the reference signals is
less than 60°, the reference signals are either in the same
sector or in two neighbour sectors (Fig. 6d ). However,
considering (7)–(9), TSA-MAX can only occur in one of these
states. For mU =mL=m, it can be proved that TSA-MAX
occurs when the signals are at same sector and is equal to
m = 1NameMeNameMe
3
√
sin (u/2+ 30) , 0
◦ ≤ u ≤ 60◦ (14)
Fig. 7 (top ﬁgure) shows the maximum modulation index
when mU=mL for the proposed SVM and conventional
PWM. It can be seen that except for θ = 60°, the proposed
SVM increases the maximum modulation index. The
maximum modulation index of the conventional PWM for
Fig. 8 Experimental set-up of NSI
Table 4 Simulation and experimental parameters
Parameter Value
switching frequency 3 kH
deadtime 3 uS
Rload 5.6 Ohm
Lf 1.5 mH
Cf 15 uF
Vdc 150 V
mU 1
mL 0.5
fU 50 Hz
fL 50 Hz
θ (αU = 0, αU = θ) 25°
www.ietdl.org
6 IET Power Electron., pp. 1–11
& The Institution of Engineering and Technology 2013 doi: 10.1049/iet-pel.2012.0203
Fig. 9 Simulation results in CF mode for
a ZVT method with TZU = TZL
b ZVT method with TZL = 0
c ZVT method with TZU = 0
d Shifting method (TOP to BOTTOM): Upper phase voltage, lower phase voltage, upper load current, lower load current, frequency spectra of upper current and
frequency spectra of lower currents
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mU=mL can be calculated as [25]
m = 1
1+ sin (u/2) , 0
◦ ≤ u ≤ 180◦ (15)
Fig. 7 (bottom ﬁgure) shows the maximum sum of
modulation indices for various ratios between the
modulation indices (mU =mL Rm or mL=mU Rm). The
maximum sum of modulation indices, when the phase
difference is zero can be calculated as 1.15(1 + Rm).
6 Simulations and experimental results
In this section, the performance and the validity of the
proposed SVMs are investigated by the computer
simulation and experimental prototype (Fig. 8).
A laboratory prototype of the NSI was implemented using
nine IXYS60N120D1 switches and was controlled using
TMS320F2812 digital signal processor (DSP). For both the
simulation and experimental veriﬁcations, two similar
resistive loads with LC ﬁlters are connected to the outputs
of inverter. Table 4 shows the simulation and experimental
parameters.
For comparison and analysis, various SVMs were applied
to NSI: (i) ZVT method with TZU = TZL, (ii) ZVT method
with TZL = 0, (iii) ZVT method with TZU = 0 and (iv)
Shifting method. Figs. 9 and 10 show the simulation and
experimental results for these four methods. It can be seen
that the NSI outputs are satisfactory in all the methods.
Table 5 shows the THD and frequency spectra of load
currents of the NSI for various methods. As expected, the
shifting method offers the worst THD. The ZVT method
with TZU = 0 has the lowest THD for the lower output.
Since the lower output has smaller modulation index, with
TZU = 0, the active vectors of the lower output are shifted to
the centre of the switching cycle and this leads to the
improved THD. Since the upper output has larger
modulation index, in the ZVT method with TZU = TZL, its
active vectors are placed almost at the centre. Therefore
with TZL = 0 or TZU = 0, the upper output THD increases.
For various modulation indices and phase differences, a
speciﬁc combination of TZL and TZU gives the best THD
performance for the upper or lower output. It can be seen
that there is a close match between the simulation and
experimental results.
7 Conclusions
In this paper, a new SVM for the NSI was proposed. The
proposed SVM can be used in both the constant frequency
(CF) and different frequency (DF) modes, whereas the
former SVM method only supports the DF mode. In the
proposed method, ﬁve types of the switching vectors are
deﬁned for the NSI: zero, upper-active, lower-active,
identical-active and adjunct-active vectors. Since during the
identical-active and adjunct-active vectors, both the outputs
are in the active state, these vectors are useful for the CF
mode. Based on the proposed SVM, two different methods
were proposed to control the outputs independently in both
the CF and DF modes (ZVT method and shifting method).
The performance of the proposed SVMs was veriﬁed using
the simulation and experimental results.
Fig. 10 Experimental results in CF mode
a ZVT method with TZU = TZL
b ZVT method with TZL = 0
c ZVT method with TZU = 0
d Shifting method (TOP to BOTTOM): Upper phase voltage, lower phase
voltage, upper load current, lower load current, frequency spectra of upper
current and frequency spectra of lower currents
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9 Appendix
In regard to Section 4.2 of paper, Optimum Direct SVM
Method, Tables 6–8 show all recommended optimum
sequences for various conditions.
Table 5 THD of load currents for various SVM methods
Method Upper output Lower output
Simulation, % Experimental, % Simulation, % Experimental, %
ZVT method with TZU = TZ 2.81 2.91 6.23 6.71
ZVT method with TZL = 0 3.07 3.54 7.45 8.41
ZVT method with TZU = 0 3.56 3.68 5.32 5.54
shifting method 3.42 3.65 7.51 8.46
www.ietdl.org
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Table 6 Recommended sequences of NSI vectors when references signals are at same sector
Conditions Vectors Time intervals T0
RU =RL = 1 RU =RL = 3 RU =RL = 5
T1 + T2 > T3 + T4 T2 > T3 + T4 ZU,10,20,21,22,
ZL
ZU,30,40,43,44,
ZL
ZU,50,60,65,66,
ZL
TZU, T1, T2–T3–T4, T3, T4, TZL T–T1–T2
T1 + T2 > T3 + T4 T4 < T2 < T3
+ T4
ZU,10,11,21,22,
ZL
ZU,30,33,43,44,
ZL
ZU,50,55,65,66,
ZL
TZU, T1 + T2–T3–T4, T3 + T4–T2, T2–T4,
T4, TZL
T–T1–T2
T1 + T2 > T3 + T4 T2 < T4 ZU,10,11,22,02,
ZL
ZU,30,33,44,04,
ZL
ZU,50,55,66,06,
ZL
TZU, T1–T3, T3, T2, T4–T2, TZL T–T1–T4
T1 + T2 < T3 + T4 T3 > T1 + T2 ZU,11,21,01,02,
ZL
ZU,33,43,03,04,
ZL
ZU,55,65,05,06,
ZL
TZU, T1, T2, T3–T1–T2, T4, TZL T–T3–T4
T1 + T2 < T3 + T4 T1 < T3 < T1
+ T2
ZU,11,21,22,02,
ZL
ZU,33,43,44,04,
ZL
ZU,55,65,66,06,
ZL
TZU, T1, T3–T1, T1 + T2–T3, T3 + T4–T1–
T2, TZL
T–T3–T4
T1 + T2 < T3 + T4 T3 < T1 ZU,10,11,22,02,
ZL
ZU,30,33,44,04,
ZL
ZU,50,55,66,06,
ZL
TZU, T1–T3, T3,T2, T4–T2, TZL T–T1–T4
RU =RL = 2 RU =RL = 4 RU =RL = 6
T1 + T2 > T3 + T4 T1 > T3 + T4 ZU,30,20,23,22,
ZL
ZU,50,40,45,44,
ZL
ZU,10,60,61,66,
ZL
TZU, T2, T1–T3–T4, T4, T3, TZL T–T1–T2
T1 + T2 > T3 + T4 T3 < T1 < T3
+ T4
ZU,30,33,23,22,
ZL
ZU,50,55,45,44,
ZL
ZU,10,11,61,66,
ZL
TZU, T1 + T2–T3–T4, T3 + T4–T1, T1–T3,
T3, TZL
T–T1–T2
T1 + T2 > T3 + T4 T1 < T3 ZU,30,33,22,02,
ZL
ZU,50,55,44,04,
ZL
ZU,10,11,66,06,
ZL
TZU, T2–T4, T4, T1, T3–T1, TZL T–T2–T3
T1 + T2 < T3 + T4 T4 > T1 + T2 ZU,33,23,03,02,
ZL
ZU,55,45,05,04,
ZL
ZU,11,61,01,06,
ZL
TZU, T2, T1, T4–T1–T2, T3, TZL T–T3–T4
T1 + T2 < T3 + T4 T2 < T4 < T1
+ T2
ZU,33,23,22,02,
ZL
ZU,55,45,44,04,
ZL
ZU,11,61,66,06,
ZL
TZU, T2, T4–T2, T1 + T2–T4, T3 + T4–T1–
T2, TZL
T–T3–T4
T1 + T2 < T3 + T4 T4 < T2 ZU,30,33,22,02,
ZL
ZU,50,55,44,04,
ZL
ZU,10,11,66,06,
ZL
TZU, T2–T4, T4, T1, T3–T1, TZL T–T2–T3
Table 7 Recommended sequences of NSI vectors when references signals are at neighbour sectors
Conditions Vectors Time interval T0
RU = 1, RL = 2 RU = 3, RL = 4 RU = 5, RL = 6
T2 > T3 + T4 ZU,10,20,23,22,ZL ZU,30,40,45,44,ZL ZU,50,60,61,66,ZL TZU, T1, T2–T3–T4, T4, T3, TZL T–T1–T2
T2 > T4 ZU,10,23,22,02,ZL ZU,30,45,44,04,ZL ZU,50,61,66,06,ZL TZU, T1, T4, T2–T4, T3 + T4–T2, TZL T–T1–T3–T4
T2 < T4 ZU,10,23,03,02,ZL ZU,30,45,05,04,ZL ZU,50,61,01,06,ZL TZU, T1, T2, T4–T2, T3, TZL T–T1–T3–T4
RU = 2, RL = 3 RU = 4, RL = 5 RU = 6, RL = 1
T3 > T1 + T2 ZU,33,23,03,04,ZL ZU,55,45,05,06,ZL ZU,11,61,01,02,ZL TZU, T2, T1, T3–T1–T2, T4, TZL T–T3–T4
T3 > T1 ZU,30,33,23,04,ZL ZU,50,55,45,06,ZL ZU,10,11,61,02,ZL TZU, T1 + T2–T3, T3–T1, T1, T4, TZL T–T1–T2–T4
T3 < T1 ZU,30,20,23,04,ZL ZU,50,40,45,06,ZL ZU,10,60,61,02,ZL TZU, T2, T1–T3, T3, T4, TZL T–T1–T2–T4
RU = 2, RL = 1 RU = 4, RL = 3 RU = 6, RL = 5
T1 > T3 + T4 ZU,30,20,21,22,ZL ZU,50,40,43,44,ZL ZU,10,60,65,66,ZL TZU, T2, T1–T3–T4, T3, T4, TZL T–T1–T2
T1 > T3 ZU,30,21,22,02,ZL ZU,50,43,44,04,ZL ZU,10,65,66,06,ZL TZU, T2, T3, T1–T3, T3 + T4–T1, TZL T–T2–T3–T4
T1 < T3 ZU,30,21,01,02,ZL ZU,50,43,03,04,ZL ZU,10,65,05,06,ZL TZU, T2, T1, T3–T1, T4, TZL T–T2–T3–T4
RU = 3, RL = 2 RU = 5, RL = 4 RU = 1, RL = 6
T4 > T1 + T2 ZU,33,43,03,02,ZL ZU,55,65,05,04,ZL ZU,11,21,01,06,ZL TZU, T1, T2, T4–T1–T2, T3, TZL T–T3–T4
T4 > T2 ZU,30,33,43,02,ZL ZU,50,55,65,04,ZL ZU,10,11,21,06,ZL TZU, T1 + T2–T4, T4–T2, T2, T3, TZL T–T1–T2–T3
T4 < T2 ZU,30,40,43,02,ZL ZU,50,60,65,04,ZL ZU,10,20,21,06,ZL TZU, T1, T2–T4, T4, T3, TZL T–T1–T2–T3
www.ietdl.org
10 IET Power Electron., pp. 1–11
& The Institution of Engineering and Technology 2013 doi: 10.1049/iet-pel.2012.0203
Table 8 Recommended sequences of NSI vectors when references signals are at far sector
Conditions Vectors Time interval T0
RU = 1, RL = 3 RU = 3, RL = 5 RU = 5, RL = 1
T2 > T3 ZU,10,20,23,04,ZL ZU,30,40,45,06, ZL ZU,50,60,61,02, ZL TZU, T1, T2–T3, T3, T4, TZL T–T1–T2–T4
T2 < T3 ZU,10,23,03,04,ZL ZU,30,45,05,06, ZL ZU,50,61,01,02, ZL TZU, T1, T2, T3–T2, T4, TZL T–T1–T3–T4
RU = 2, RL = 4 RU = 4, RL = 6 RU = 6, RL = 2
– ZU,30,20,05,04, ZL ZU,50,40,01,06, ZL ZU,10,60,03,02,ZL TZU, T2, T1, T4, T3, TZL T–T1–T2–T3–T4
RU = 3, RL = 1 RU = 5, RL = 3 RU = 1, RL = 5
– ZU,30,40,01,02, ZL ZU,50,60,03,04, ZL ZU,10,20,05,06, ZL TZU, T1, T2, T3, T4, TZL T–T1–T2–T3–T4
RU = 4, RL = 2 RU = 6, RL = 4 RU = 2, RL = 6
T1 > T4 ZU,50,40,43,02, ZL ZU,10,60,65,04, ZL ZU,30,20,21,06, ZL TZU, T2, T1–T4, T4, T3, TZL T–T1–T2–T3
T1 < T4 ZU,50,43,03,02, ZL ZU,10,65,05,04, ZL ZU,30,21,01,06, ZL TZU, T2, T1, T4–T1, T3, TZL T–T2–T3–T4
RU = 1, RL = 4 RU = 3, RL = 6 RU = 5, RL = 2
– ZU,10,20,05,04, ZL ZU,30,40,01,06, ZL ZU,50,60,03,02, ZL TZU, T1, T2, T4, T3, TZL T–T1–T2–T3–T4
RU = 2, RL = 5 RU = 4, RL = 1 RU = 6, RL = 3
– ZU,30,20,05,06 ZL ZU,50,40,01,02, ZL ZU,10,60,03,04, ZL TZU, T2, T1, T3, T4, TZL T–T1–T2–T3–T4
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